


Closing the gap between Reliability Physics, EDA and Circuit Design

Georgios Konstadinidis

**HPC/ML Chip Design Consultant
ex Sun Microsystems, Oracle, Google**

July 14, 2026

Purpose



Outline

- **Introduction**
- **Main Reliability Degradation Mechanisms**
 - Voltage, Temperature, Activity dependencies
- **Impact on Circuits and Products**
 - Reliability Circuit Analysis & optimization
 - Aging monitors
 - Adaptive techniques
 - HTOL Best practices
- **EDA requirements**
- **Conclusions**

Outline

- **Introduction**
- **Main Reliability Degradation Mechanisms**
 - Voltage, Temperature, Activity dependencies
- **Impact on Circuits and Products**
 - Reliability Circuit Analysis & optimization
 - Aging monitors
 - Adaptive techniques
 - HTOL Best practices
- **EDA requirements**
- **Conclusions**

Introduction

- Accurate Circuit Reliability analysis is a must
 - Reduce design margins and time to market
 - Maximize product performance and reliability.
- Reliability specifications are typically based on DC measurements and certain Voltage, Temp
- Reliability analysis is very challenging due Voltage, Temperature and workload activity variations over the lifetime of the product
- Need very close cooperation amongst Reliability Physics, Circuit and EDA Experts

Outline

- Introduction
- **Main Reliability Degradation Mechanisms**
 - Voltage, Temperature, Activity dependencies
- Impact on Circuits and Products
 - Reliability Circuit Analysis & optimization
 - Aging monitors
 - Adaptive techniques
 - HTOL Best practices
- EDA requirements
- Conclusions

Main Reliability Degradation Mechanisms

- **NBTI** Negative Bias Temperature Instability
- **PBTI** Positive Bias Temperature Instability
- **RTN** Random Telegraphic noise
- **HCI** Hot Carrier Injection
- **TDDDB** Time Dependent Dielectric Breakdown
- **EM** Electromigration
- **SER** Soft Error Rate

Failure Mechanisms main Characteristics

- **NBTI** V_t increase, mobility decrease, PMOS -> speed degradation
- **PBTI** V_t increase, mobility decrease, NMOS -> speed degradation
- **RTN** Increases V_{min} in SRAMs -> power impact
- **HCI** Hot Carrier Injection -> mobility decrease, NMOS-> speed degradation
- **TDDDB** Gate oxide leakage-> affects functionality and can cause stuck at failures
- **EM** Can cause metal opens
 -> functionality failures
- **SER** Can cause wrong data storage


Reliability Mechanism Dependencies

	parameter	Temperature	Voltage	Recovery
NBTI	VTH	$\exp(-E_a/kT)$	$\exp((V_{GS}-V_{TH})/T_{ox})$	partial
PBTI	VTH	$\exp(-E_a/kT)$	$\exp((V_{GS}-V_{TH})/T_{ox})$	partial
RTN	VTH	$\exp(-E_a/kT)$	$\exp((V_{GS}-V_{TH})/T_{ox})$	partial
HCI	I _{dlin}	weak	$\exp(V_{DS})$ for I _d >0	no
TDDDB	MTTF (T63.2%)	$\exp(-E_a/kT)$	$\exp(V_{GS})$	no
EM	MTTF (T50%)	$\exp(-E_a/kT)$	~V	partial
SER	SER	~T	~1/V	yes

Outline


- Introduction
- Main Reliability Degradation Mechanisms
 - Voltage, Temperature, Activity dependencies
- **Impact on Circuits and Products**
 - Reliability Circuit Analysis & optimization
 - Aging monitors
 - Adaptive techniques
 - HTOL Best practices
- EDA requirements
- Conclusions

Introduction to NBTI



- Channel holes interact with Si-H bonds at interface to create traps
- Increase in $|V_{th}|$
 - ~20-30% increase in 10 years
- Partial recovery occurs when PMOS is turned off

Keane, et al., VLSI Symp. 2009



NBTI modeling

- Vth Degradation: Power Law Model

$$DV_{th}(t) = A \cdot t^n$$

- A: empirical constant. Depends on oxide thickness, electrical field, temperature
- t: stress time
- n: 0.13...0.25, process dependant

- Vth relaxation: Reaction-Diffusion/ Trapping-Detrapping model

$$DV_{th}(\text{relaxation}) / DV_{th}(\text{stress}) = 1 - \exp(-(t_{\text{relaxation}}/C)^b)$$


- b = 0..1, typically 0.5
- C: relaxation time constant that is process, voltage and Temperature dependent.

NBTI, PBTI - Workload Dependency


- Workload dependency (activity).
 - Need to account for Temp, Voltage, activity, time between activations
- Watch out for:
 - Nodes that are stuck for long time will have permanent stress with no chance for recovery
 - Clock network, clock gates
 - SRAMs, RFs

NBTI, PBTI and DVFS



- Continuous Voltage, Frequency change



PBTI stress conditions
vary substantially over time



NBTI, PBTI - Asymmetric Stress



NBTI, PBTI - Asymmetric Stress

- Asymmetric stress in clock network during HTOL will create duty cycle distortion.
- Need to make sure clock is free running for balanced stress.
- Duty cycle distortion can create timing violations in double pumped SRAMs that use both the rising and falling edges of the clock


NBTI, PBTI- Impact on Timing analysis

- Effect on multi Vt optimization for timing paths
 - High vt paths need to have more slack due to larger sensitivity to low voltage
 - Need to account for mismatch between the various transistors and the different rate of variation due to NBTI
 - Need to account to the different behavior with Temp inversion
 - Vt optimization to reduce power need to account for different margin per transistor type and target voltage
 - Larger devices will have less variation (RSS) but will lead to higher power

Outline

- Introduction
- Main Reliability Degradation Mechanisms
 - Voltage, Temperature, Activity dependencies
- Impact on Circuits and Products
 - Reliability Circuit Analysis & optimization
 - **Aging monitors**
 - Adaptive techniques
 - HTOL Best practices
- EDA requirements
- Conclusions

Razor I - Timing Margin Check



NBTI degradation detector and early warning system




Fig. 11. HP monitoring scheme insertion within the considered critical data paths.





Fig. 3. LAP monitoring scheme internal block structure.

Aging Monitors as IP







NBTI, PBTI - EDA Requirements

- EDA requirements, std lib char
- Library characterization pert VT type vs Voltage, Temp
- Thermal maps for various workloads
- Node activity
- Time spent at each bias condition
- Need macromodels for fast simulations based on pre-characterized std cell library
- Cannot rely on spice sims at large scale but only for the cell characterization

RTN basics



- Random Telegraphic Noise (RTN)
- “pop-corn” noise in audio devices
- V_t fluctuation over time due to defect charge trapping - detrapping at various time constants.
- Discrete events at small devices
- $1/f$ noise in larger devices

RTN, NBTI Unified perspective



By using different sampling rates it can be shown that all defects identified during NBTI recovery also produce RTN..

NBTI, PBTI Impact on SNM



NBTI & RTN Impact on SRAM V_{min}

- Reduces the effectiveness of low power techniques by not allowing supply voltage reduction beyond a limit imposed by SRAMs
- SNM estimation in SRAMs calls for 6 sigma analysis
 - Results depend on the size of the Array
 - Bit repair capability through e-fuses
 - Cell size
 - Arrays built with larger cells have lower V_{min}



Vmin Mitigation Techniques

- Separate power supply for the SRAM bits
 - layout overhead, Power Grid integrity Degradation
- Weak bit repair
- Column/Row repair.
 - Overhead, degradation over time, test escapes,
- Line Retirement
 - Software controlled
 - Requires continuous monitoring

Vmin Mitigation Techniques (cont'd)



- ECC (Error Correction Code)
 - Area/circuitry overhead
 - Depending on implementation can provide single bit detection or single bit correction and double bit detection etc
- Write or read assist circuitry
 - Reduces Vmin by more than 100-200mV
 - Facilitates reads & writes by manipulating the transistor strength through dynamic voltage modulation
 - Comes with area overhead, circuit complexity

SRAM Write and Read Margins




- ◆— Required VDD
- ▲— V_{TH} (NMOS)
- Headroom ($=V_{OP}-V_{TH}$)

Write and Read Assist




Song et al, ISSCC 2016

**7nm EUV FinFET 256Mb
6T-HD026 V_{MIN} Distribution**




Song et al, ISSCC 2018

Assist Circuitry Overhead



HCI basics




Keane, et al., VLSI Symp. 2009

- Causes degradation of gate dielectric Interfacial and oxide traps
- Negatively trapped charges create potential hump
- Degradation not reversible

HCI Impact on Circuits

- HCI is predominant in NMOS devices since electrons can be accelerated faster than holes and require lower energy to cause impact ionization.
- The degradation will be proportional to the VDS value over time and while there is drain current
- Large VDS and high current flow will exacerbate this effect.

HCI Dependency on Input Slew Rate and Fan-out (Load)





HCI EDA requirements

- Need information on the switching activity over time
 - Back annotation from gate level simulations for a wide range of workloads
- Need information on the magnitude and duration of the switching drain current
 - This is the same information used in the EM flow
 - Alternatively, knowing the slew rates at the output of each gate and the Ceff load one can easily calculate the switching current for a fast evaluation
 - Back annotation from STA analysis


Analog Circuits Reliability

- Potential run away in feedback control loops
 - Critical mission applications, medical, automotive
- Need symmetrical biasing in sense amplifiers to avoid offset
 - make sure symmetrical stress is applied in standby mode as well
- Amplifier degradation, CTLE offset
- Duty cycle distortion
- Serdes BER degradation
- PLL, DLL jitter degradation

Run-Away in Feedback loops





Impact on 5Gbs LVDS



- **Constant Vbias replaced by variable DC bias**
- **Vbias can be selected to compensate for V_{TH} @ PVTs or aging degradation**
- **Duty cycle can be measured on-chip to and automatically adjust Vbias**
- **Without the compensation, the circuit failed after HTOL. The compensation scheme managed to restore functionality**


Aged with/without Compensation



- Vbias and pre-emphasis gain increased from 0.75V and 1dB to 0.8V and 3dB to compensate for aging induced degradation
- **Able to achieve output swing, jitter & duty cycle well within specs**

Jagannathan et al, IRPS 2018,


ADPLL Reliability - Impact on Jitter



Park et al, IRPS 2018

- Aging affects jitter and reduces design margin
- Jitter measurements requires high speed probes or packages, off-chip drivers and connectors
- On chip degradation monitor provides higher jitter measurement accuracy

TDDDB basics



Keane, et al., VLSI Symp. 2009

- Traps generated under influence of electric field
- Traps overlap
 - Conductive path between gate and substrate
- Gate dielectric no longer a reliable insulator
 - Parametric or functional failure

Reliability Circuit Analysis & optimization

- TDDDB defines the max supply that can be used for a product.
 - Need to know the total gate oxide area and the voltage and Temperature conditions over time
- The Ldi/dt effect also has impact on the the GOI margin.
 - Need to be able to monitor or predict the voltage overshoots and make sure we have enough margin for EOL.

Reliability Circuit Analysis & optimization

- DFVS limitation on the high and low side of the Voltage Supply range
- Need to be able to monitor the V, F pairs over time and predict the aging profile
- Need good control of loadstep
 - Current step/ramp up time control through u-Arch
 - Decoupling capacitance on board and the package
 - Active $L di/dt$ control for fast loadsteps

Power Delivery Network (PDN)




Figure 1. Simplified PDN model showing the Chip, Package and PCB components




Figure 2. Frequency Response of the simplified PDN. The dominant resonance frequencies are labeled against their impedance peaks [6].





Figure 15. Time-domain simulated and measured waveforms showing PDN response to a branch-misprediction induced voltage overshoot.

- Depending on the workload variations it can create voltage undershoots or overshoots

PDN impact on TDDB, V_{min}

- Depending on the workload variations it can create voltage undershoots
 - timing failure issue due to low voltage at transistor
 - This will require to add margin to V_{nom} and burn more power for ever
- Overshoots can create GOI, TDDB issues and limit the max voltage
 - This will limit the max voltage we can use
 - Will the max performance we can achieve
- **Ldi/dt mitigation is a must**



Ldi/dt droop mitigation- FLL (Frequency Locked Loop)





AFL block diagram and Ldi/dt compensation.

- Reduces clock frequency temporarily when a sudden VDD droop is detected.
- Undershoot would have been 2x larger without the FLL mitigation

EM Failure Mechanism



EM failure vs Metal Width, Grain Size



- EM improves for up to 3x increase in width and then saturates.
- Strong dependency on the grain size and Cu drift velocity

32nm width



64nm width



96nm width




156nm width



Electromigration

- EM rules are based on DC measurements
- During the design phase one needs to take into account the activity, slew rates, thermal maps, self heating, and AC recovery to capture accurately the circuit degradation.
- Need Thermal maps, and Temp assigned to each wire segment of the same net

Thermal Map




Electromigration


- Need to perform activity analysis
 - workloads to get good coverage, achieve robustness, and reduce pessimism
- Self heating in FinFET.
 - Impact of neighboring FinFETs, wires.
- Take advantage of Short Length rule relaxation
- Optimize the standard cell library design and via allocation. How pessimistic?
- Via Pillars for current redistribution
 - Impact on area, cell library pin access

Self Heating Effect (SHE) in FinFET

- Heat is carried out by phonons
- Phonon travelling is controlled by boundary scattering




- λ of phonon $\sim 300\text{nm}$ @RT
- Less self-heating




- λ limited by structure
- Self-heating

EM simulation for FinFET Self-Heating



TSMC FinFET, IRPS '14


SER basics



cosmic radiation
alpha particle

creates a current path
that can disturb storage nodes
like SRAM bits, Flops



SER in FinFETs vs Planar




SER induced charge collection in (a) FinFET and (b) Planar FET.

FinFET presents lower charge collection area

SER in SRAMs





SER in Flops




3D-TCAD model of
(a) planar and
(b) FinFET n-channel transistor
showing the ion-strike location.

current pulse waveforms




D-flip-flop

SER vs Technology Node




Normalized scaling trends in the per-bit alpha and neutron SER of SRAMs as a function of technology node; Secondary y-axis shows the normalized SRAM bit-cell cell area comparison.



Normalized Alpha SER comparison between High-Current (HC) and High-Density (HD) SRAM cells in 16 nm and 7 nm FinFET processes. Secondary y-axis shows the normalized bit-cell area comparison.


Single Bit, Multi-Cell Upset



(a) Normalized single-bit and multi-cell upset neutron SER/bit for 28 nm and 16 nm processes; Secondary y-axis shows the overall percentage MCUs.

(b) Probability of SBU, MCU events as a function of number of bits along the word-line direction.

SER Voltage Dependence



Bias dependence of the per-bit alpha particle SRAM SER for 28 nm planar, 16 nm and 7 nm FinFET processes

SER Mitigation Techniques

- ECC
- Physical separation of columns in SRAM physical design
- Use of alpha hardened flops that use larger area and power.
- Majority voting circuits


Adaptive Techniques

- The purpose of adaptive techniques is to
 - Mitigate reliability issues,
 - Maximize performance,
 - Reduce power
 - Maximize product lifetime
- Requires
 - Accurate reliability margin monitors
 - Power, voltage, timing margin, and thermal monitors
- Implemented typically as part of power management flow
 - Backbias, Power Gating
 - Increase voltage over time to compensate for degradation
 - Instruction or DVFS Throttling to reduce Junction Temperature
- Continuous monitoring of the monitors... and calculation of margin degradation over the lifetime of the product


Adaptive Techniques

- Back-biasing. Used to work for planar up to 40nm node, no more for FinFET.
 - SOI seems to still have reasonable back bias control
- Adaptive Voltage Scaling
- On chip monitoring and DVFS control
 - speed, voltage, thermal, FIT monitors
 - Dynamic Voltage Frequency Scaling
 - Maintain T_j below a certain limit -> reduces aging
 - Adjusts the voltage to optimal setting over time to maximize performance under a given power constraint.

Body Bias Adaptation





Body-bias and per part VDD to screen out parts that meet both speed and power targets





Power supply calibration circuit measures the exact voltage during testing with a voltage controlled ring oscillator

Adaptive Voltage Scaling




To cope with worst-case (WC) scenario conditions, voltage margins are added on top of nominal minimum voltage to account for various sources of variations either static (process or IRdrop) or dynamic (aging, temperature and workload).

AVS impact on Power




- Fresh parts need lower voltage to operate at the required frequency
- As the parts ages the voltage is gradually increased to compensate for the speed loss due to aging.
- Accounting for EOL margin from the very beginning leads to waste of power.

Huard et al, IRPS 2018



Power Management Control



Based on key nodal activity predicts the power consumption and applies DVFS to maintain Temperature and power under constraints while achieving maximum performance

HTOL Survival Guide

- Symmetrical stress, balanced activity, marching algorithms keep balanced count of 0 and 1 written into the SRAMs
- Free running PLLs
- Disable clock gating
- Main clock trunks in bypass mode at low frequency but running all time during HTOL
 - avoids PLL duty cycle distortion & timing failures in B phase memories.
- Balanced scan clock stress
- Bottom line: Count of 0->1 and 1->0 transitions per device during HTOL needs to be balanced/ symmetrical


Outline

- Introduction
- Main Reliability Degradation Mechanisms
 - Voltage, Temperature, Activity dependencies
- Impact on Circuits and Products
 - Reliability Circuit Analysis & optimization
 - Aging monitors
 - Adaptive techniques
 - HTOL Best practices
- **EDA requirements**
- Conclusions

Reliability Simulators

- The Need:
 - Excessive Design margins add time to market, loss in performance, may kill product competitiveness
- It does not affect only HPC devices
- Consumer Electronics and Automotive are equally affected
 - Need fast and accurate reliability simulators to handle not only transistor level circuits but large VLSI

System Reliability Framework



Additional EDA requirements

- Need separate reliability models at transistor level with common API interface
- Characterization of standard cell libraries and at various voltage biasing, slew rate and Temperature conditions and generation of reliability macromodels
- The VLSI reliability tools need to use these macromodels and back annotate to the Temperature per device based on full chip Thermal map and SHE
- Activity based on RTL/gate level simulation
- Timing, slew rates, based on STA analysis,
- IR data per device based on dynamic IR back-annotation, biasing conditions

Outline

- Introduction
- Main Reliability Degradation Mechanisms
 - Voltage, Temperature, Activity dependencies
- Impact on Circuits and Products
 - Reliability Circuit Analysis & optimization
 - Aging monitors
 - Adaptive techniques
 - HTOL Best practices
- EDA requirements
- **Conclusions**

Conclusions

- **Product Reliability analysis is a Must**
- **Worst case analysis is a thing of the past**
- **Co-optimization of product performance, robustness and time to market requires avoidance of overdesign**
 - > that requires accurate reliability analysis**
 - > that requires good understanding and cooperation between Reliability Physics, Circuit, and EDA communities...**

References

John Keane ; Devin Persaud ; Chris H. Kim

"An all-in-one silicon Odometer for separately monitoring HCI, BTI, and TDDB", 2009 Symposium on VLSI Circuits, pp. 108 - 109

James H. Stathis

"The physics of NBTI: What do we really know?" 2018 IEEE International Reliability Physics Symposium (IRPS), pp. 2A.1-1 - 2A.1-4

Narendra Parihar ; Nilesh Goel ; Ankush Chaudhary ; Souvik Mahapatra

"A Modeling Framework for NBTI Degradation Under Dynamic Voltage and Frequency Scaling", IEEE Transactions on Electron Devices, 2016, pp. 946 - 953

Xiaofei Wang ; John Keane ; Pulkit Jain ; Vijay Reddy ; Chris H. Kim

"Duty-cycle shift under asymmetric BTI aging: A simple characterization method and its application to SRAM timing", 2013 IEEE International Reliability Physics Symposium (IRPS), pp. 4A.5.1 - 4A.5.5

D. Angot ; V. Huard ; L. Rahhal ; A. Cros ; X. Federspiel ; A. Bajolet ; Y. Carminati ; M. Saliva ; E. Pion ; F. Cacho ; A. Bravaix

"BTI variability fundamental understandings and impact on digital logic by the use of extensive dataset", 2013 IEEE International Electron Devices Meeting, pp. 15.4.1 - 15.4.4

Tae-Hyoung Kim ; Randy Persaud ; Chris H. Kim

"Silicon Odometer: An On-Chip Reliability Monitor for Measuring Frequency Degradation of Digital Circuits"
IEEE Journal of Solid-State Circuits, 2008 ,pp. 874 - 880

Tony Tae-Hyoung Kim ; Pong-Fei Lu ; Keith A. Jenkins ; Chris H. Kim

"A Ring-Oscillator-Based Reliability Monitor for Isolated Measurement of NBTI and PBTI in High-k/Metal Gate Technology"
IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2015 ,pp. 1360 - 1364

Haldun Küflüoğlu ; Min Chen ; Shan Lu ; Ashwin Rabindranath ; Reza Kakoei ; Shih-Hsin Hu

"Thermally-aware sensor allocation for real-time monitoring and mitigation of FEOL aging in System-on-Chip (SoC) applications", 2017 IEEE International Reliability Physics Symposium (IRPS)

References (cont'd)

Shidhartha Das ; Carlos Tokunaga ; Sanjay Pant ; Wei-Hsiang Ma ; Sudharsan Kalaiselvan ; Kevin Lai ; David M. Bull ; David T. Blaauw
"RazorII: In Situ Error Detection and Correction for PVT and SER Tolerance", IEEE Journal of Solid-State Circuits, 2009 , pp. 32 - 48

Xiaoxiao Wang ; Dat Tran ; Saji George ; LeRoy Winemberg ; Nisar Ahmed ; Steve Palosh ; Allan Dobin ; Mohammad Tehranipoor
"Radic: A standard-cell-based sensor for on-chip aging and flip-flop metastability measurements", 2012 IEEE International Test Conference, pp. 1 - 9

Martin Omana ; Daniele Rossi ; Nicolo Bosio ; Cecilia Metra
"Low Cost NBTI Degradation Detection and Masking Approaches", IEEE Transactions on Computers, 2013 , pp. 496 - 509

Evelyn Landman¹, Shai Cohen¹, Noam Broussard¹, Raanan Gewirtzman¹, Inbar Weintrob¹, Eyal Fayne¹, Yahel David¹, Yair Talker¹, Yuval Bonen¹, Omer Niv¹, Shai Tzroia¹, Alex Burlak¹, J. W. McPherson
"Degradation monitoring --from a vision to reality", IRPS 2019

T. Grasser ; K. Rott ; H. Reisinger ; M. Walzl ; J. Franco ; B. Kaczer
"A unified perspective of RTN and BTI", 2014 IEEE International Reliability Physics Symposium", pp. 4A.5.1 - 4A.5.7

Xingsheng Wang ; Binjie Cheng ; Jente B. Kuang ; Sani Nassif ; Andrew R. Brown ; Campbell Millar ; Asen Asenov
"Statistical Variability and Reliability and the Impact on Corresponding 6T-SRAM Cell Design for a 14-nmNode SOI FinFET Technology", IEEE Design & Test, 2013, pp. 18 - 28

Zheng Guo ; Daeyeon Kim ; Satyanand Nalam ; Jami Wiedemer ; Xiaofei Wang ; Eric Karl
"A 23.6Mb/mm² SRAM in 10nm FinFET technology with pulsed PMOS TVC and stepped-WL for low-voltage applications" 2018 IEEE International Solid - State Circuits Conference - (ISSCC), pp. 196 - 198

Fahad Ahmed ; Linda Milor
"Online Measurement of Degradation Due to Bias Temperature Instability in SRAMs", IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2016, pp. 2184 - 2194

References (cont'd)

Taejoong Song ; Woojin Rim ; Sunghyun Park ; Yongho Kim ; Jonghoon Jung ; Giyong Yang ; Sanghoon Baek ; Jaeseung Choi ; Bongjae Kwon ; Yunwoo Lee ; Sungbong Kim ; Gyuhong Kim ; Hyo-Sig Won ; Ja-Hum Ku ; Sunhom Steve Paak ; ES Jung ; Steve Sungho Park ; Kinam Kim
"A 10nm FinFET 128Mb SRAM with assist adjustment system for power, performance, and area optimization", 2016, IEEE International Solid-State Circuits Conference (ISSCC), pp. 306 - 307

Mingoo Seok ; Peter R. Kinget ; Teng Yang ; Jiangyi Li ; Doyun Kim
"Recent advances in in-situ and in-field aging monitoring and compensation for integrated circuits: Invited paper", 2018 IEEE International Reliability Physics Symposium (IRPS), pp. 5C.1-1 - 5C.1-6

V. Huard ; E. Pion ; F. Cacho ; D. Croain ; V. Robert ; R. Delater ; P. Mergault ; S. Engels ; P. Flatresse ; N. Ruiz Amador ; L. Anghel
"A predictive bottom-up hierarchical approach to digital system reliability", 2012 IEEE International Reliability Physics Symposium (IRPS), pp. 4B.1.1 - 4B.1.10

Ketul B. Sutaria ; Abinash Mohanty ; Runsheng Wang ; Ru Huang ; Yu Cao
"Accelerated Aging in Analog and Digital Circuits With Feedback", IEEE Transactions on Device and Materials Reliability, 2015 , pp. 384 - 393

Srikanth Jagannathan ; Kumar Abhishek ; Nihaar Mahatme ; Ender Yilmaz
"Design of aging aware 5 Gbps LVDS transmitter for automotive applications", 2018, IEEE International Reliability Physics Symposium (IRPS), pp. 5C.3-1 - 5C.3-5

Gyusung Park ; Minsu Kim ; Chris H. Kim ; Bongjin Kim ; Vijay Reddy
"All-digital PLL frequency and phase noise degradation measurements using simple on-chip monitoring circuits", 2018 IEEE International Reliability Physics Symposium (IRPS), pp. 5C.2-1 - 5C.2-6

Haiqing Nan ; Kyuwon Choi
"TDDDB Monitoring and Compensation Circuit Design for Deeply Scaled CMOS Technology", IEEE Transactions on Device and Materials Reliability, 2013, pp. 18 - 25

References (cont'd)

Shidhartha Das ; Paul Whatmough ; David Bull

"Modeling and characterization of the system-level Power Delivery Network for a dual-core ARM Cortex-A57 cluster in 28nm CMOS", 2015 IEEE/ACM International Symposium on Low Power Electronics and Design (ISLPED), pp. 146 - 151

Georgios K. Konstadinidis ; Hongping Penny Li ; Francis Schumacher ; Venkat Krishnaswamy ; Hyeol Cho ; Sudesna Dash ; Robert P. Masleid ; Chaoyang Zheng ; Yuanjung David Lin ; Paul Loewenstein ; Heechoul Park ; Vijay Srinivasan ; Dawei Huang ; Changku Hwang ; Wenjay Hsu ; Curtis McAllister ; Jeff Brooks ; Ha Pham ; Sebastian Turullols ; Yifan Yanggong ; Robert Golla ; Alan P. Smith ; Ali Vahidsafa

"SPARC M7: A 20 nm 32-Core 64 MB L3 Cache Processor", IEEE Journal of Solid-State Circuits, 2016 , pp. 79 - 91

Seungman Choi ; Cathryn Christiansen ; Linjun Cao ; James Zhang ; Ronald Filippi ; Tian Shen ; Kong Boon Yeap ; Sean Ogden ; Haojun Zhang ; Bianzhu Fu ; Patrick Justison

"Effect of metal line width on electromigration of BEOL Cu interconnects", 2018 IEEE International Reliability Physics Symposium (IRPS), pp. 4F.4-1 - 4F.4-6

S. E. Liu ; J. S. Wang ; Y. R. Lu ; D. S. Huang ; C. F. Huang ; W. H. Hsieh ; J. H. Lee ; Y. S. Tsai ; J. R. Shih ; Y.-H. Lee ; K. Wu

"Self-heating effect in FinFETs and its impact on devices reliability characterization", 2014 IEEE International Reliability Physics Symposium, pp. 4A.4.1 - 4A.4.4

Ryan Lu

"Reliability Challenges in Advanced Technologies", Tutorial, IEDM 2018

Soonyoung Lee ; Ilgon Kim ; Sungmock Ha ; Cheong-sik Yu ; Jinhyun Noh ; Sangwoo Pae ; Jongwoo Park

"Radiation-induced soft error rate analyses for 14 nm FinFET SRAM devices", 2015, IEEE International Reliability Physics Symposium, pp. 4B.1.1 - 4B.1.4

References (cont'd)

Balaji Narasimham ; Safar Hatami ; Ali Anvar ; David M. Harris ; Alvin Lin ; Jung K. Wang ; Indranil Chatterjee; Kai Ni ; Bharat L. Bhuva ; Ronald D. Schrimpf ; Robert A. Reed ; Mike W. McCurdy

"Bias Dependence of Single-Event Upsets in 16 nm FinFET D-Flip-Flops", IEEE Transactions on Nuclear Science, 2015, pp. 2578 - 2584

Jinuk Luke Shin ; Heechoul Park ; Hongping Li ; Alan Smith ; Youngmoon Choi ; Harikaran Sathianathan ;Sudesna Dash ; Sebastian Turullols ; Song Kim ; Robert Masleid ; Georgios Konstadinidis ; Robert Golla ;Mary Jo Doherty ; Greg Grohoski ; Curtis McAllister

"The next-generation 64b SPARC core in a T4 SoC processor", 2012 IEEE International Solid-State Circuits Conference, pp. 60 - 62

V. Huard ; S. Mhira ; A. Barclais ; X. Lecocq ; F. Raugi ; M. Cantournet ; A. Bravaix

"Managing electrical reliability in consumer systems for improved energy efficiency", 2018 IEEE International Reliability Physics Symposium (IRPS)

R.H. Tu ; E. Rosenbaum ; W.Y. Chan ; C.C. Li ; E. Minami ; K. Quader ; P.K. Ko ; C. Hu

"Berkeley reliability tools-BERT", IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems", 1993 ,pp. 1524 - 1534

Ahmed Ramadan

"Compact Model Council's standard circuit simulator interface for reliability modeling", 2013 IEEE International Reliability Physics Symposium (IRPS), pp. 2A.5.1 - 2A.5.6

Hussam Amrouch ; Victor M. van Santen ; Thomas Ebi ; Volker Wenzel ; Jörg Henkel

"Towards interdependencies of aging mechanisms", 2014 IEEE/ACM International Conference on Computer-Aided Design (ICCAD), pp. 478 - 485