





Low-cost AI-based Error Prediction



Nikolaos Kostakis
PhD Candidate




ECE ELECTRICAL & COMPUTER
ENGINEERING DEPARTMENT

Motivation

- Timing errors are rising under process variation and voltage over-scaling (VOS) in nanometer nodes
- Classic approaches (Triple Module Redundancy, Dual-core Lockstep):
 - act only after errors occur
 - cost $\geq 2\times$ area / $\sim 100\%$ overhead.



Proposed approach




- Alternative solution is error prediction, enabling actions before errors occur and minimizing potential impact
- Existing AI-based predictors are only starting to be explored and come at a high cost

PhD Focus: Implementation of low-cost AI-based error prediction and error mitigation mechanisms on hardware

Recent Work - Bit Error Prediction Model

- *ePredBitNet*: a compact ML-based error predictor, enabling:
 - Selective correction that protects only the vulnerable bits
 - Field-aware mitigation for exponent bits
 - Workload-aware bit error mitigation
- Target: OpenRISC mor1kx “Marocchino” FPU
 - FPU32/FPU64




44th IEEE VLSI Test Symposium (VTS) – April 2026


“Late Breaking Results – Compressed Bit-Level Timing-Error Predictors via Binary Neural Networks”

Georgios Chatzitsompanis, Nikolaos Kostakis and Georgios Karakonstantis

ePredBitNet




- MLP $D \rightarrow 64 \rightarrow 64 \rightarrow 64$, distilled to Binary NN



- Trained using dataset of ~9M instruction windows
 - Extracted from NAS and Rodinia workloads
 - Split 60/20/20
- Implemented in AMD FPGA at 250 MHz

Results




BNN Confusion Matrix — FP64 (test, row-normalized)



True Label	Predicted Label	
	Pred 0 (No Error)	Pred 1 (Error)
True 0 (No Error)	99.99% TN	0.01% FP
True 1 (Error)	30.63% FN	69.37% TP

- Near-zero false positives (0.01%)
- Bit-level accuracy 99.76-99.81%
- Hardware implementation
 - Adds ~28% LUTs to the Core
 - Uses 70% less LUTs vs DCLS & 85% less LUTs vs TMR

Ongoing work – Next Steps



- Develop new instruction-aware error datasets for RISC-V
- Explore various AI Architectures for accurate error prediction
- Explore Methods (Pruning, Quantization) for implementing low-cost error prediction
- Combine error prediction models in RISC-V CPUs



Thank you!

Acknowledgements

- The H.F.R.I. Framework's Project IoTHealth (No. 25267)
- EU Grant Project #101159667 — COIN-3D



Contact

Nikolaos Kostakis: nkostakis@uth.gr, Georgios Karakonstantis (Supervisor): gkarakon@uth.gr



Co-funded by
the European Union